Breker Verification Systems
  • Products and Apps
    • Trek Suite
      • Overview
      • TrekUVM
      • TrekSoC
      • TrekSoC-Si
    • TrekApps
      • Overview
      • ARMv8
      • Cache Coherency
      • Power Management
      • RISC-V
      • Security
      • Integrity FASTApps
    • Scenario Modeling
      • Overview
      • Intent Specification
      • Portable Stimulus
      • Native C++
  • Resources
    • Blog
    • Articles
    • Case Studies
    • White Papers
    • Videos
  • News
    • Press Releases
    • In the News
    • Events
    • Newsletters
  • Company
    • About Breker
    • Management
    • Customers
    • Ecosystem
    • Careers
  • Contact Us
    • Contact
    • Support
  • Search
  • Menu Menu
  • Products and Apps
    • Trek Suite
      • Overview
      • TrekUVM
      • TrekSoC
      • TrekSoC-Si
    • TrekApps
      • Overview
      • ARMv8
      • Cache Coherency
      • Power Management
      • RISC-V
      • Security
      • Integrity FASTApps
    • Scenario Modeling
      • Overview
      • Intent Specification
      • Portable Stimulus
      • Native C++
  • Resources
    • Blog
    • Articles
    • Case Studies
    • White Papers
    • Videos
  • News
    • Press Releases
    • In the News
    • Events
    • Newsletters
  • Company
    • About Breker
    • Management
    • Customers
    • Ecosystem
    • Careers
  • Contact Us
    • Contact
    • Support

News

Press Releases

Breker Verification Systems Unveils Easy-To-Adopt Integrity FASTApps Targeting RISC-V Processor Core, SoC Verification Scenarios

December 13, 2022/by becbrek

Automated Test Generation Verification IP Elements Focus on Difficult Scenarios for Broad Range of Processor Cores and SoCs

SAN JOSE, CALIF. –– December 13, 2022 –– Breker Verification Systems, the leading provider of advanced test content synthesis solutions, today unveiled the Breker Integrity FASTApps™ Portfolio, a library of automated test generation intellectual property (IP) elements targeting difficult-to-verify processor core and system-on-chip (SoC) scenarios.

The FASTApps provide commercial-grade, high-coverage verification for RISC-V processor cores and the SoC platforms that use them.

“The RISC-V Open ISA concept, while powerful, introduces verification challenges to engineering teams unfamiliar with processor complexities,” observes David Kelf, Breker’s CEO, an active RISC-V Consortium member involved with a public effort to improve RISC-V verification methodologies. “By automating test content generation, Breker’s years of verification experience can be encapsulated and applied across many projects, driving high test coverage with a minimal level of effort.”

Breker’s new Integrity FASTApps, ideal for the verification of processors based on the RISC-V Open Instruction Set Architecture (ISA) provide specific test sets for both processor core integrity and the System-on-Chip (SoC) that encompass these cores.

The Processor Core Integrity FASTApps include commonplace, but hard-to-verify scenarios such as load store integrity, random instruction testing, register-to-register hazards, conditionals and branches, exceptions, async. interrupts, privilege level switching, core security, exception testing (memory protection and machine-code integrity), virtual memory/paging and core coherency.

In addition, the SoC Integrity FASTApps include random memory and register tests, system interrupt testing (external, timing and software interrupts), multi-core execution, memory ordering, atomic operations, system coherency, system paging and memory management unit (MMU) operations, system security and power management.

Also available are apps for end-to-end multi-IP SoC testing and early firmware testing for RISC-V.

The FASTApps make full use of the Breker Test Suite Synthesis technology. Features include seamless portability across the entire verification flow and execution platforms, coverage-driven and pre-execution randomization for enhanced use models, powerful debug and performance profiling capability, and concurrent test set. They integrate fully with the Breker TrekApps such as the system coherency, security, power domain, networking and other system verification IP tests for fully comprehensive SoC and core-level verification.

Availability and Pricing
The Breker Integrity FASTApps for RISC-V as well as Arm and X86 based systems are available today.

Pricing is available upon request. Special introductory pricing applies to the FASTApps.

For more information, visit the Breker website or email info@brekersystems.com.

Breker at the RISC-V Summit
Breker executives and technical staff will be part of the RISC-V Summit program held Tuesday, December 13, and Wednesday, December 14, at the San Jose Convention McEnery Center in San Jose, Calif.

John Sotiropoulos, principal engineer at Breker, will present “The New Verification Ecosystem that Supports RISC-V Verification for all Adopters” with Lee Moore, consulting engineer at Imperas Software, December 13 at 4:20 p.m. P.S. T.

Adnan Hamid, Breker’s CTO, will address “RISC-V SoC and Processor Integrity: Dealing with Unique RISC-V Integrity Issues” December 14 at 12:10 p.m. P.S.T.

Send email to contact@brekersystems.com to arrange a meeting.

About Breker Verification Systems
Breker Verification Systems is a leading provider of Portable Stimulus solutions, a standard means to specify verification intent and behaviors reusable across target platforms. It is the first company to introduce graph-based verification and the synthesis of powerful test sets from intent-based, abstract scenario models based on AI planning algorithms. Breker’s Test Suite Synthesis and TrekApp library allows the automated generation of high-coverage, powerful test cases for deployment into a variety of UVM, SoC and Post-Silicon verification environments. Case studies that feature Altera (now Intel), Analog Devices, Broadcom, IBM, Huawei and other companies leveraging Breker’s solutions are available on the Breker website. Breker is privately held and works with leading semiconductor companies worldwide.

Engage with Breker at:
Website: www.brekersystems.com
Twitter: @BrekerSystems
LinkedIn: https://www.linkedin.com/company/breker-verification-systems/
Facebook: https://www.facebook.com/BrekerSystems/

TrekSoC, TrekSoC-Si, TrekBox and SoC Scenario Modeling are registered trademark of Breker Verification Systems. Breker Verification Systems acknowledges trademarks or registered trademarks of other organizations for their respective products.

Share this entry
  • Share on Facebook
  • Share on Twitter
  • Share on WhatsApp
  • Share on Pinterest
  • Share on LinkedIn
  • Share on Tumblr
  • Share on Vk
  • Share on Reddit
  • Share by Mail
https://brekersystems.com/wp-content/uploads/2018/02/breker-logo4.png 0 0 becbrek https://brekersystems.com/wp-content/uploads/2018/02/breker-logo4.png becbrek2022-12-13 01:00:432022-12-13 02:03:49Breker Verification Systems Unveils Easy-To-Adopt Integrity FASTApps Targeting RISC-V Processor Core, SoC Verification Scenarios

Press Contact

Nanette Collins
P: +1 617.437.1822
nanette@nvc.com

Recent Posts

  • Security: Making the Unknown, Known

  • Inside Portable Stimulus — Hardware Software Interface

  • Verifying AI Engines

  • Think Like a (French Farmhouse) Bug

  • Inside Portable Stimulus: Verification Efficiency

Recent Posts

  • Breker Verification Systems and Codasip Announce Co-operation to Drive Open, Commercial-Grade RISC-V SoC Verification Processes

  • Imperas Announces Partnership with Breker to Drive Rigorous Processor to System Level Verification for RISC-V

  • Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies

  • Breker Verification Systems’ Maheen Hamid Named to 100 Most Influential Women in Silicon Valley List by Silicon Valley Business Journal

  • Breker Verification Systems Unleashes the SystemUVM Initiative to Empower UVM Engineering

Products

TrekUVM
TrekSoC
TrekSoc-Si

TrekApps

ARMv8
Cache Coherency
Power Management
RISC-V
Security
Integrity FASTApps

Scenario Modeling

Intent Specification
Portable Stimulus
Native C++

Contact Breker

Contact
Support
P: +1.650.336.8872
E: info@brekersystems.com
© Copyright Breker Verification Systems
  • Facebook
  • Twitter
  • LinkedIn
  • Youtube
  • Legal
  • Privacy
Scroll to top